

UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/634,773	08/06/2003	Takeshi Uchitomi	T&A-120 6847	
7590 12/16/2005			EXAMINER	
MATTINGLY, STANGER & MALUR, P.C.			LE, LANA N	
Suite 370 1800 Diagonal Road		ART UNIT	PAPER NUMBER	
Alexandria, VA 22314			2685	
			DATE MAILED: 12/16/2009	5

Please find below and/or attached an Office communication concerning this application or proceeding.

	•	Application No.	Applicant(s)				
Office Action Summary		10/634,773	UCHITOMI ET AL.				
		Examiner	Art Unit				
		Lana N. Le	2685				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply							
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).							
Status							
2a)□	Responsive to communication(s) filed on <u>06 Au</u> This action is FINAL . 2b) This Since this application is in condition for allowan closed in accordance with the practice under <i>E</i>	action is non-final. nce except for formal matters, pro					
Dispositi	Disposition of Claims						
5)□ 6)⋈ 7)⋈ 8)□ Applicati 9)□ 10)□	Claim(s) 1-11 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1,2 and 5-9 is/are rejected. Claim(s) 3,4,10 and 11 is/are objected to. Claim(s) are subject to restriction and/or on Papers The specification is objected to by the Examiner The drawing(s) filed on is/are: a) access Applicant may not request that any objection to the or Replacement drawing sheet(s) including the correction of the oath or declaration is objected to by the Examiner Contents of the oath or declaration is objected to by the Examiner Contents of the oath or declaration is objected to by the Examiner Contents of the oath or declaration is objected to by the Examiner Contents of the oath or declaration is objected to by the Examiner Contents of the oath or declaration is objected to by the Examiner Contents of the oath or declaration is objected to by the Examiner Contents of the oath or declaration is objected to by the Examiner Contents of the oath or declaration is objected to by the Examiner Contents of the oath or declaration is objected to by the Examiner Contents of the oath or declaration is objected to by the Examiner Contents of the oath or declaration is objected to by the Examiner Contents of the oath or declaration is objected to by the Examiner Contents of the oath or declaration is objected to by the Examiner Contents of the oath or declaration is objected to by the Examiner Contents of the oath or declaration is objected to by the Examiner Contents of the oath or declaration is objected to by the Examiner Contents of the oath or declaration is objected to by the Examiner Contents of the oath or declaration is objected to be objected to	vn from consideration. r election requirement. r. epted or b) □ objected to by the Edrawing(s) be held in abeyance. See on is required if the drawing(s) is objected to by the drawing(s) is objec	e37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).				
Priority u	inder 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received.							
2) Notice 3) Inform	(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date	4) Interview Summary (Paper No(s)/Mail Dal 5) Notice of Informal Pa 6) Other:					

Art Unit: 2685

DETAILED ACTION

Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which the subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-2 and 5-9 are rejected under 35 U.S.C. 103(a) as being unpatentable over Baldwin et al (US 6,735,422) in view of Mo et al (US 2004/0,219,884).

Regarding claim 1, Baldwin et al disclose a device (device 201 of fig. 4 which frequency converts via mixer 301 similar to I, Q mixer 273, 275 of fig. 2) a received signal into a baseband to output the signal as an I signal and a Q signal, comprising:

an external input terminal (input terminal at block 297) to which an adjustment signal (calibrating signal from calibration block 401), giving instructions to adjust output-voltage levels of the I signal and the Q signal of a calibrated DC compensating system for the transceiver of figure 2 (col 5, line 65 – col 6, line 18), is inputted (col 18, lines 30-46). Baldwin et al do not disclose a semiconductor integrated circuit device for RF processing. Mo et al disclose a semiconductor integrated circuit device for RF processing (paragraphs 20-21). It would have been obvious to one of ordinary skill in the art at the time the invention was made to integrate the semiconductor circuit device

Art Unit: 2685

for RF processing in order to avoid expensive cost of manufacturing as suggested by Mo et al (para. 20).

Regarding claim 2, Baldwin et al and Mo et al disclose the integrated circuit device according to claim 1, further comprising an output-voltage adjustment unit (307) for adjusting the output-voltage levels of the I signal and the Q signal, based on an adjustment signal inputted via the external input terminal (col 18, lines 37-46).

Regarding claim 4, Baldwin et al and Mo et al disclose the semiconductor integrated circuit device according to claim 3, wherein the voltage outputted from the voltage generator unit (401) is changed in a step of about 0.1 V or less (adjusted values; col 18, lines 38-46).

Regarding claim 5, Baldwin et al disclose a semiconductor integrated circuit device for RF processing, which frequency-converts (via 265, 267) a received signal into a baseband to output the signal as an I signal and a Q signal (fig. 2), comprising:

an external input terminal (input terminal at block 297) to which a reference voltage (predetermined voltage), giving the instruction for adjusting output-voltage levels of the I signal and Q signal (adjusting voltage values of I,Q signal to amplifier 307 representing operation of I, Q amplifiers 273, 275 of figure 2), is inputted (col 5, line 65 – col 6, line 18); and

an amplifier (307 representing operation of I, Q amplifiers 273, 275) for adjusting the output-voltage levels of the signal and Q signal, based on the reference voltage inputted via the external input terminal (col 13, lines 49-51).

Art Unit: 2685

Regarding claim 6, Baldwin et al disclose a device for baseband processing (203; fig. 4), which converts, into digital signals (via ADC 313; fig. 4), an I signal and a Q signal (I, Q signal of fig. 2 with calibration compensation system of fig. 4; col 5, line 65 – col 6, line 18) frequency-converted by a semiconductor integrated circuit device for RF processing (201) and measures levels (calibrates voltage levels) of the digital signals (output of ADC 313) to perform level control (col 18, lines 30-46), comprising:

an external output terminal (output terminal from external block 401 to block 297 of RF transceiver 201) for outputting an adjustment signal (voltage or gain adjust signal GAdj) giving instructions to adjust output-voltage levels of the I signal and Q signal (col 13, lines 30-66).

Regarding claim 7, Baldwin et al and Mo et al disclose the semiconductor integrated circuit device according to claim 6, Baldwin et al disclose the device further comprising:

an A/D converter (313) for converting, into digital data, an output-voltage level outputted from the outside (block 203 outside block 201); and a comparison unit (within lookup table 501) for comparing the digital data outputted from the A/D converter (313) and a reference voltage (predetermined voltage), and for outputting the comparison results as an adjustment signal (adjustment signal in memory 405) (col 18, lines 30-46). Baldwin et al do not disclose a semiconductor integrated circuit device for baseband processing and a semiconductor integrated circuit device for RF processing. Mo et al disclose a semiconductor integrated circuit device for baseband processing (para. 22) and a semiconductor integrated circuit device for RF processing (paras. 20-21). It

Art Unit: 2685

would have been obvious to one of ordinary skill in the art at the time the invention was made to integrate the semiconductor circuit device into chips for RF processing and baseband processing in order to avoid expensive cost of manufacturing as suggested by Mo et al (para. 20).

Regarding claim 8, Baldwin et al disclose a portable terminal system (wireless communication device), comprising:

a first device for RF processing (201), which frequency-converts a received signal into a baseband to output the signal as an I signal and a Q signal; and

a second device for baseband processing (203), which converts, into digital signals (via 313), the I signal and Q signal frequency-converted (via 273, 275; col 13, lines 49-51) by the first device and measures levels (calibrates voltage levels via 401) of the digital signals (output of ADC 313) to perform level control, wherein the first device (201) includes an external input terminal (external input terminal from external block 401) to which an adjustment signal, giving instructions to adjust output-voltage levels of the I signal and Q signal, is inputted (col 18, lines 30-66);

and wherein the second device (203) includes an external output terminal (output terminal to external block 297) for outputting the adjustment signal to the external input terminal of the first semiconductor integrated circuit device (col 18, lines 30-66). Mo et al disclose a first semiconductor integrated circuit device for baseband processing (para. 22) and a second semiconductor integrated circuit device for RF processing (para. 20-21). It would have been obvious to one of ordinary skill in the art at the time the invention was made to integrate the semiconductor circuit device into chips for RF

Art Unit: 2685

processing and baseband processing in order to avoid expensive cost of manufacturing as suggested by Mo et al (para. 20).

Regarding claim 9, Baldwin et al and Mo et al disclose the portable terminal system according to claim 8, wherein Baldwin et al disclose the first semiconductor integrated circuit device includes:

an output voltage adjustment unit (307) for adjusting the output voltage levels of the I signal and the Q signal, based on the adjustment signal inputted via the external input terminal (input terminal at block 297), and the second semiconductor integrated circuit device includes:

an A/D converter (313) for converting, into digital data, an output-voltage level outputted from the outside (from outside block 307, 311 external to 203); and a comparison unit (within LUT 501) for comparing the digital data outputted from the A/D converter (313) and a reference voltage (predetermined voltage) and for outputting the comparison results as an adjustment signal (col 18, lines 30-66).

Allowable Subject Matter

3. Claims 3-4 and 10-11 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Regarding claim 3, Baldwin et al disclose the semiconductor integrated circuit device according to claim 2, wherein Baldwin et al disclose a control unit (inherent

Art Unit: 2685

within 401) for outputting control data (PGM) based on instructions of the adjustment signal; a storage unit (memory 405; fig. 4) for storing the control signal of the control unit (col 18, lines 30-46). Baldwin et al and the cited prior art do not disclose the output-voltage adjustment unit further comprises:

a voltage generator unit for carrying a current with an optional current value among a plurality of different current values and converting the current into an optional voltage, based on the control signal stored in the storage unit; and

an amplifier for outputting a value of the voltage converted by the voltage generator unit, as the output voltage levels of the I signal and Q signal.

Regarding claim 10, Baldwin et al and Mo et al disclose the portable terminal system according to claim 9, wherein Baldwin et al disclose the output-voltage adjustment unit (401) of the first semiconductor integrated circuit device includes:

a control unit (inherent within 401) for outputting control data (PGM) based on instructions of the adjustment signal; a storage unit (memory 405; fig. 4) for storing the control signal of the control unit (col 18, lines 30-46).

However, Baldwin et al, Mo et al, and the cited prior art fail to disclose:

a voltage generator unit for carrying a current with an optional current value among a plurality of different current values and for converting the current into an optional voltage, based on the control signal stored in the storage unit; and

an amplifier for outputting a value of the voltage converted by the voltage generator unit, as output-voltage levels of the I signal and Q signal.

Art Unit: 2685

Conclusion

Page 8

4. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Lana N. Le whose telephone number is (571) 272-7891. The examiner can normally be reached on M-F.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Edward F. Urban can be reached on (571) 272-7899. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Lana Le

December 1, 2005